path: root/arch/mips/mm/tlbex.c
AgeCommit message (Expand)AuthorFilesLines
2011-09-21MIPS: No branches in delay slots for huge pages in handle_tlblDavid Daney1-1/+2
2011-09-21MIPS: tlbex: Fix build error in R3000 code.Ralf Baechle1-2/+1
2011-07-26MIPS: Close races in TLB modify handlers.David Daney1-98/+194
2011-05-19MIPS: Netlogic: Cache, TLB support and feature overrides for XLRJayachandran C1-0/+1
2011-05-10MIPS: tlbex: Fix GCC 4.6.0 build errorRalf Baechle1-2/+2
2011-03-31Fix common misspellingsLucas De Marchi1-1/+1
2011-03-14MIPS: Add an unreachable return statement to satisfy buggy GCCs.David Daney1-0/+2
2011-01-18MIPS: Optimize TLB handlers for Octeon CPUsDavid Daney1-51/+310
2011-01-18MIPS: Use BBIT instructions in TLB handlersDavid Daney1-29/+90
2011-01-18MIPS: Use C0_KScratch (if present) to hold PGD pointer.David Daney1-10/+106
2010-10-29MIPS: Decouple BMIPS CPU support from bcm47xx/bcm63xx SoC codeKevin Cernekee1-6/+5
2010-08-05MIPS: JZ4740: Add base support for Ingenic JZ4740 System-on-a-ChipLars-Peter Clausen1-0/+5
2010-04-30MIPS: Check for accesses beyond the end of the PGD.David Daney1-23/+87
2010-04-30MIPS: Use uasm_i_ds{r,l}l_safe() instead of uasm_i_ds{r,l}l() in tlbex.cDavid Daney1-16/+14
2010-04-12MIPS: Sibyte: Fix M3 TLB exception handler workaround.Ralf Baechle1-6/+16
2010-02-27MIPS: Implement Read Inhibit/eXecute InhibitDavid Daney1-28/+141
2010-02-27MIPS: Use 64-bit stores to c0_entrylo on 64-bit kernels.David Daney1-10/+10
2010-02-27MIPS: Move arch/mips/mm/uasm.h to arch/mips/include/asm/uasm.hFlorian Fainelli1-2/+1
2010-02-27MIPS: Two-level pagetables for 64-bit kernels with 64KB pages.David Daney1-0/+2
2010-01-12MIPS: Cleanup forgotten label_module_alloc in tlbex.cDavid Daney1-8/+0
2009-12-17MIPS: Put PGD in C0_CONTEXT for 64-bit R2 processors.David Daney1-3/+25
2009-09-17MIPS: BCM63xx: Add Broadcom 63xx CPU definitions.Maxime Bizon1-0/+4
2009-09-17MIPS: Shrink the size of tlb handlerWu Fei1-49/+0
2009-06-24MIPS: Build fix - include <linux/smp.h> into all smp_processor_id() users.Ralf Baechle1-0/+1
2009-06-17MIPS: TLB support for hugetlbfs.David Daney1-1/+164
2009-06-17MIPS: Remove unused parameters from iPTE_LW.David Daney1-14/+14
2009-06-17MIPS: Remove dead case label.David Daney1-1/+0
2009-06-17MIPS: Allow R2 CPUs to turn off generation of 'ehb' instructions.David Daney1-1/+2
2009-06-17MIPS: Fold the TLB refill at the vmalloc path if possible.David Daney1-24/+49
2009-06-17MIPS: Replace some magic numbers with symbolic values in tlbex.cDavid Daney1-8/+26
2009-03-30MIPS: Alchemy: MIPS hazard workarounds are not required.Manuel Lauss1-1/+1
2009-03-30MIPS: Alchemy: unify CPU model constants.Manuel Lauss1-7/+1
2009-03-11MIPS: NEC VR5500 processor support fixupShinya Kuribayashi1-0/+1
2009-01-11MIPS: Add Cavium OCTEON slot into proper tlb category.David Daney1-0/+1
2008-09-05[MIPS] Fix WARNING: at kernel/smp.c:290Thomas Bogendoerfer1-3/+3
2008-06-05[MIPS] R4700: Fix build_tlb_probe_entryThomas Bogendoerfer1-1/+2
2008-04-01[MIPS] Add missing 4KEC TLB refill handlerThomas Bogendoerfer1-0/+1
2008-03-12[MIPS] Fix loads of section missmatchesRalf Baechle1-35/+35
2008-02-01[MIPS] Split the micro-assembler from tlbex.c.Thiemo Seufer1-959/+341
2008-01-29[MIPS] Alchemy: Au1210/Au1250 CPU supportManuel Lauss1-0/+2
2008-01-29[MIPS] tlbex.c: cleanup debug codeFranck Bui-Huu1-57/+26
2008-01-29[MIPS] tlbex.c: use __cacheline_aligned instead of __tlb_handler_align Franck Bui-Huu1-6/+3
2008-01-29[MIPS] tlbex.c: cleanup include filesFranck Bui-Huu1-6/+0
2008-01-29[MIPS] tlbex.c: Cleanup __init usages.Franck Bui-Huu1-49/+49
2008-01-29[MIPS] R4000/R4400 daddiu erratum workaroundMaciej W. Rozycki1-12/+30
2008-01-29[MIPS] tlbex: Cleanup handling of R2 hazards in TLB handlers.Ralf Baechle1-8/+6
2007-10-13[MIPS] Revert "[MIPS] tlbex.c: Cleanup __init usage."Ralf Baechle1-48/+48
2007-10-11[MIPS] tlbex.c: Cleanup __init usage.Franck Bui-Huu1-48/+48
2007-10-11[MIPS] checkfiles: Fix "need space after that ','" errors.Ralf Baechle1-47/+47
2007-10-11[MIPS] Allow hardwiring of the CPU type to a single type for optimization.Ralf Baechle1-5/+5

Privacy Policy