path: root/arch/mips/include
AgeCommit message (Expand)AuthorFilesLines
2014-02-06MIPS: fpu.h: Fix build when CONFIG_BUG is not setAaro Koskinen1-0/+2
2014-02-04MIPS: Wire up sched_setattr/sched_getattr syscallsJames Hogan1-6/+12
2014-01-30Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linusLinus Torvalds50-469/+979
2014-01-25Merge git://git.kernel.org/pub/scm/linux/kernel/git/davem/net-nextLinus Torvalds2-0/+3
2014-01-25Merge branch 'for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/ebi...Linus Torvalds1-2/+0
2014-01-24mips: delete non-required instances of include <linux/init.h>Paul Gortmaker4-4/+0
2014-01-24MIPS: KVM: remove shadow_tlb codeJames Hogan1-7/+0
2014-01-24mips/ide: flush dcache also if icache does not snoop dcacheSebastian Andrzej Siewior1-3/+3
2014-01-24MIPS: BCM47XX: add board detection for Linksys WRT54GS V1Hauke Mehrtens1-0/+1
2014-01-24MIPS: Netlogic: Remove XLR early serial setupJayachandran C1-5/+0
2014-01-24MIPS: Netlogic: XLP9XX USB supportGanesan Ramalingam2-0/+5
2014-01-24MIPS: PCI: Netlogic XLP9XX supportJayachandran C2-2/+11
2014-01-24MIPS: Netlogic: Add cpu to node mapping for XLP9XXJayachandran C2-3/+15
2014-01-24MIPS: Netlogic: XLP9XX bridge and DRAM codeJayachandran C1-37/+32
2014-01-24MIPS: Netlogic: XLP9XX UART offsetJayachandran C1-1/+2
2014-01-24MIPS: Netlogic: SYS block updates of XLP9XXJayachandran C1-1/+17
2014-01-24MIPS: Netlogic: XLP9XX PIC updatesJayachandran C1-24/+48
2014-01-24MIPS: Netlogic: update iomap.h for XLP9XXJayachandran C2-2/+44
2014-01-24MIPS: Netlogic: Identify XLP 9XX chipJayachandran C2-1/+9
2014-01-24MIPS: Netlogic: Add macro for node presentJayachandran C1-0/+2
2014-01-24MIPS: Netlogic: Add topology.h for XLP familyJayachandran C3-18/+39
2014-01-24MIPS: Netlogic: Add MSI support for XLPJayachandran C5-18/+53
2014-01-24MIPS: jz4740: update platform data for JZ4740 usb device controllerApelete Seketeli1-0/+1
2014-01-24MIPS: clean up resume declarationPaul Burton1-4/+12
2014-01-23Merge branch 'akpm' (incoming from Andrew)Linus Torvalds1-32/+1
2014-01-23Merge tag 'clk-for-linus-3.14-part1' of git://git.linaro.org/people/mike.turq...Linus Torvalds1-0/+2
2014-01-23mips: use generic fixmap.hMark Salter1-32/+1
2014-01-23MIPS: include linux/types.hQais Yousef1-0/+1
2014-01-23MIPS: BCM63XX: use linux/serial_bcm63xx.hFlorian Fainelli1-7/+0
2014-01-23MIPS: BCM63XX: move UART register definitionsFlorian Fainelli1-114/+1
2014-01-23MIPS: OCTEON: Supply OCTEON+ USB nodes in internal device trees.David Daney1-0/+9
2014-01-23MIPS: Malta: mux & enable SERIRQ interruptPaul Burton1-0/+7
2014-01-23MIPS: Fix build error seen in some configurationsGuenter Roeck1-1/+1
2014-01-22MIPS: VPE: Remove vpe_getuid and vpe_getgidEric W. Biederman1-2/+0
2014-01-22MIPS: improve checks for noncoherent DMAFelix Fietkau2-4/+9
2014-01-22MIPS: APRP: Code formatting clean-ups.Steven J. Hill3-21/+18
2014-01-22MIPS: APRP: Add support for Malta CMP platform.Deng-Cheng Zhu1-2/+2
2014-01-22MIPS: APRP: Add RTLX API support for CMP platforms.Deng-Cheng Zhu1-0/+1
2014-01-22MIPS: APRP: Split RTLX support into separate files.Deng-Cheng Zhu1-12/+31
2014-01-22MIPS: APRP: Split VPE loader into separate files.Deng-Cheng Zhu1-5/+112
2014-01-22MIPS: Add support for interAptiv coresLeonid Yegoshin2-1/+2
2014-01-22MIPS: Add processor identifiers for the interAptiv processorsLeonid Yegoshin1-0/+2
2014-01-22MIPS: Add support for FTLBsLeonid Yegoshin3-0/+30
2014-01-22MIPS: Add function for flushing the TLB using the TLBINV instructionLeonid Yegoshin1-0/+13
2014-01-22MIPS: Add support for the proAptiv coresLeonid Yegoshin2-1/+2
2014-01-22MIPS: Add processor identifiers for the proAptiv processorsLeonid Yegoshin1-0/+2
2014-01-22MIPS: tlb: Set the EHINV bit for TLBINVF cores when invalidating the TLBLeonid Yegoshin1-1/+3
2014-01-22MIPS: features: Add initial support for Segmentation Control registersSteven J. Hill3-0/+34
2014-01-22MIPS: features: Add initial support for TLBINVF capable coresLeonid Yegoshin2-0/+4
2014-01-22MIPS: mm: Move UNIQUE_ENTRYHI macro to a header fileMarkos Chandras1-0/+2

Privacy Policy