aboutsummaryrefslogtreecommitdiffstats
path: root/Documentation/devicetree/bindings/clock/marvell,pxa910.txt
blob: d9f41f3c03a0947c2c34f4ad61b0c6065e8016d1 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
* Marvell PXA910 Clock Controller

The PXA910 clock subsystem generates and supplies clock to various
controllers within the PXA910 SoC.

Required Properties:

- compatible: should be one of the following.
  - "marvell,pxa910-clock" - controller compatible with PXA910 SoC.

- reg: physical base address of the clock subsystem and length of memory mapped
  region. There are 4 places in SOC has clock control logic:
  "mpmu", "apmu", "apbc", "apbcp". So four reg spaces need to be defined.

- #clock-cells: should be 1.
- #reset-cells: should be 1.

Each clock is assigned an identifier and client nodes use this identifier
to specify the clock which they consume.

All these identifier could be found in <dt-bindings/clock/marvell-pxa910.h>.

Privacy Policy