aboutsummaryrefslogtreecommitdiffstats
path: root/arch/x86
AgeCommit message (Expand)AuthorFilesLines
2020-06-11x86/entry/64: Remove IRQ stack switching ASMThomas Gleixner1-96/+0
2020-06-11x86/entry: Remove the apic/BUILD interrupt leftoversThomas Gleixner5-196/+4
2020-06-11x86/entry: Convert reschedule interrupt to IDTENTRY_SYSVEC_SIMPLEThomas Gleixner9-63/+7
2020-06-11x86/entry: Convert XEN hypercall vector to IDTENTRY_SYSVECThomas Gleixner4-10/+16
2020-06-11x86/entry: Convert various hypervisor vectors to IDTENTRY_SYSVECThomas Gleixner9-98/+27
2020-06-11x86/entry: Convert KVM vectors to IDTENTRY_SYSVEC*Thomas Gleixner7-42/+15
2020-06-11x86/entry: Convert various system vectorsThomas Gleixner14-102/+48
2020-06-11x86/entry: Convert SMP system vectors to IDTENTRY_SYSVECThomas Gleixner8-37/+21
2020-06-11x86/entry: Convert APIC interrupts to IDTENTRY_SYSVECThomas Gleixner9-44/+19
2020-06-11x86/entry: Provide IDTENTRY_SYSVECThomas Gleixner3-0/+91
2020-06-11x86/entry: Use idtentry for interruptsThomas Gleixner9-100/+28
2020-06-11x86/entry: Add IRQENTRY_IRQ macroThomas Gleixner3-0/+77
2020-06-11x86/irq: Rework handle_irq() for 64-bitThomas Gleixner3-3/+12
2020-06-11x86/irq: Convey vector as argument and not in ptregsThomas Gleixner11-78/+103
2020-06-11x86/irq: Use generic irq_regs implementationThomas Gleixner2-35/+0
2020-06-11x86/entry/32: Remove common_exception()Thomas Gleixner1-21/+0
2020-06-11x86/entry/64: Remove error_exit()Thomas Gleixner1-9/+0
2020-06-11x86/entry: Change exit path of xen_failsafe_callbackThomas Gleixner2-2/+2
2020-06-11x86/entry: Remove the transition leftoversThomas Gleixner3-27/+8
2020-06-11x86/entry: Switch page fault exception to IDTENTRY_RAWThomas Gleixner9-92/+63
2020-06-11x86/entry/64: Simplify idtentry_bodyThomas Gleixner1-2/+0
2020-06-11x86/entry: Switch XEN/PV hypercall entry to IDTENTRYThomas Gleixner9-31/+143
2020-06-11x86/entry: Split out idtentry_exit_cond_resched()Thomas Gleixner1-15/+15
2020-06-11x86/entry/64: Move do_softirq_own_stack() to CThomas Gleixner2-13/+6
2020-06-11x86/entry: Provide helpers for executing on the irqstackThomas Gleixner2-0/+92
2020-06-11x86/entry: Clean up idtentry_enter/exit() leftoversThomas Gleixner2-49/+30
2020-06-11x86/idtentry: Switch to conditional RCU handlingThomas Gleixner3-11/+13
2020-06-11x86/entry: Provide idtentry_enter/exit_user()Thomas Gleixner2-0/+34
2020-06-11x86/entry: Provide idtentry_entry/exit_cond_rcu()Thomas Gleixner2-17/+76
2020-06-11x86/entry: Fix allnoconfig build warningIngo Molnar1-1/+1
2020-06-11x86/entry: Convert double fault exception to IDTENTRY_DFThomas Gleixner9-30/+29
2020-06-11x86/idtentry: Provide IDTENTRY_DFThomas Gleixner1-0/+87
2020-06-11x86/mce: Address objtools noinstr complaintsThomas Gleixner3-7/+21
2020-06-11x86/traps: Address objtool noinstr complaints in #DBThomas Gleixner1-2/+8
2020-06-11x86/traps: Restructure #DB handlingThomas Gleixner1-34/+35
2020-06-11x86/entry: Implement user mode C entry points for #DB and #MCEThomas Gleixner3-24/+88
2020-06-11x86/idtentry: Provide IDTRENTRY_NOIST variants for #DB and #MCThomas Gleixner1-2/+17
2020-06-11x86/entry/64: Remove error code clearing from #DB and #MCE ASM stubThomas Gleixner1-1/+0
2020-06-11x86/entry: Convert Debug exception to IDTENTRY_DBThomas Gleixner8-30/+24
2020-06-11x86/db: Split out dr6/7 handlingPeter Zijlstra2-24/+57
2020-06-11x86/nmi: Protect NMI entry against instrumentationThomas Gleixner3-14/+15
2020-06-11x86/entry: Convert NMI to IDTENTRY_NMIThomas Gleixner8-22/+25
2020-06-11x86/idtentry: Provide IDTENTRY_XEN for XEN/PVThomas Gleixner1-0/+16
2020-06-11x86/mce: Use untraced rd/wrmsr in the MCE offline/crash checkThomas Gleixner1-2/+2
2020-06-11x86/entry: Convert Machine Check to IDTENTRY_ISTThomas Gleixner15-43/+33
2020-06-11x86/mce: Move nmi_enter/exit() into the entry pointThomas Gleixner3-21/+13
2020-06-11x86/idtentry: Provide IDTENTRY_ISTThomas Gleixner1-0/+54
2020-06-11x86/traps: Split int3 handler upPeter Zijlstra1-28/+40
2020-06-11x86/entry: Convert INT3 exception to IDTENTRY_RAWThomas Gleixner8-26/+23
2020-06-11x86/idtentry: Provide IDTENTRY_RAWThomas Gleixner1-0/+31

Privacy Policy